This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

MENU





1/1



PATENT ABSTRACTS OF JAPAN

(11)Publication number: 06177268

(43)Date of publication of application: 24.06.1994

(51)Int.CI.

H01L 23/00 H01L 23/28

(21)Application number: 04326933

(71)Applicant:

FUJITSU LTD

(22)Date of filing: 07.12.1992

(72)Inventor:

YONEDA YOSHIYUKI


TSUJI KAZUTO

(54) FABRICATION OF SEMICONDUCTOR DEVICE

(57) Abstract:

PURPOSE: To provide a method for fabricating a semiconductor device having a plastic package in which productivity is enhanced while improving vidual confirmation of the marking.

CONSTITUTION: Holding pins 17 are provided for metal molds 16a, 16b and resin molding is carried out while holding a heat sink 12 on the holding pins 17 on the side where a semiconductor chip 11 is not mounted. Consequently, a resin film 14a is formed on the plane of the heat sink 12 where the semiconductor chip 11 is not mounted and the resin film 14a is eventually removed by means of a laser beam L thus marking a pattern.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998 Japanese Patent Office







(19)日本国特許庁 (JP) (12) 公開特許公報(A)

FΙ

(11)特許出願公開番号

特開平6-177268

(43)公開日 平成6年(1994)6月24日

(51)Int.Cl.5

識別配号

庁内整理番号

技術表示箇所

H 0 1 L 23/00 23/28

Α

H 8617-4M

審査請求 未請求 請求項の数6(全 6 頁)

(21)出願番号

特願平4-326933

(22)出願日

平成 4年(1992)12月7日

(71)出願人 000005223

富士通株式会社

神奈川県川崎市中原区上小田中1015番地

(72) 発明者 米田 義之

神奈川県川崎市中原区上小田中1015番地

富士通株式会社内

(72) 発明者 辻 和人

神奈川県川崎市中原区上小田中1015番地

富士通株式会社内

(74)代理人 弁理士 伊東 忠彦


(54) 【発明の名称 】 半導体装置の製造方法

(57)【要約】

【目的】 プラスチックパッケージを有する半導体装置 の製造方法に関し、捺印の視認性が良好で、かつ、生産 性を向上した半導体装置の製造方法を提供することを目 的とする。

【構成】 モールド金型16a,16bに保持ピン17 を設け、保持ピン17により放熱板12の半導体チップ 11の非搭載面を保持しつつ、樹脂モールドすることに より放熱板12の非搭載面に樹脂膜14 aを形成し、レ ーザビームしにより樹脂膜14aを除去することにより パターン19をマーキングする。

本是用の学 1 製版例の製造工程由



09/10/2002, EAST Version: 1.03.0002

1

【特許請求の範囲】

【請求項1】 半導体チップ(11)及び該半導体チップ(11)で生じる熱を放熱する放熱板(12)を該半導体チップ(11)を外部と接続するリード(13)と共に樹脂製のパッケージ(14)で一体的にモールドしてなる半導体装置の製造方法において、

前記放熱板(12)表面に樹脂膜(14a)を形成する 樹脂膜形成工程と、

前記樹脂膜(14a)を熱線により局所的に除去し、前記放熱板(12)を局所的に剥き出すことにより捺印を 10行なう捺印工程とを有することを特徴とする半導体装置の製造方法。

【請求項2】 半導体チップ(11)及び該半導体チップ(11)を保持するステージ(13d)を該半導体チップ(11)を外部と接続するリードフレーム(13)と共に樹脂製のパッケージ(14)で一体的にモールドしてなる半導体装置の製造方法において、

前記ステージ(13d)の前記半導体チップ(11)の 非搭載面に樹脂膜(14a)を形成する樹脂膜形成工程 と、

前記樹脂膜を熱線により局所的に除去し、前記ステージ (13d)の前記半導体チップ(11)の非搭載面を局 所的に剥き出すことにより捺印を行なう捺印工程とを有 することを特徴とする半導体装置の製造方法。

【請求項3】 前記樹脂膜形成工程は前記パッケージ (14)のモールド工程中に同時に実行されることを特 徴とする請求項1又は2記載の半導体装置の製造方法。

【請求項4】 前記樹脂膜形成工程は前記パッケージ (14)のモールド金型(16a,16b)に装着脱自 在に設けられ、前記樹脂膜(14a)の膜厚に対応した 30位置に前記放熱板(12)の前記半導体チップ(11)の非搭載面(12a)を保持する保持ピン(16b-1)により前記放熱板(12)を前記モールド金型(16a,16b)内に保持し、前記パッケージ(14)のモールドを行なう工程と、

前記パッケージ(14)の形成後、前記保持ピン(16 b-1)を前記モールド金型(16a,16b)より離脱させる工程とを有することを特徴とする請求項3記載の 半導体装置の製造方法。

【請求項5】 前記樹脂膜形成工程は前記放熱板(12)の前記半導体チップ(11)の非搭載面(12a)に前記樹脂膜(14a)の膜厚に応じた高さの凸部(12d)を形成し、前記パッケージ(14)のモールド工程を実行することにより前記樹脂膜(14a)を形成することを特徴とする請求項1又は3記載の半導体装置の製造方法。

【請求項6】 前記樹脂膜形成工程は前記樹脂膜(14a)の膜厚を50μm以下に形成することを特徴とする請求項1万至5記載の半導体装置の製造方法。

【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は半導体装置の製造方法に係り、特に、プラスチックパッケージを有する半導体装置の製造方法に関する。

【0002】半導体装置にはパッケージに社票や型格、ロット番号等が捺印されており、これらの捺印により内蔵されている集積回路を識別している。従って、これらの捺印は視認性が良好である必要がある。

[0003]

【従来の技術】従来の半導体装置では社票や型格、ロット番号等をパッケージに捺印する場合、インクにより、マーキングが行なわれていた。

【0004】図11は従来の一例の斜視図を示す。同図中、1は樹脂パッケージで樹脂パッケージ1の表面からは放熱板2が露出しており、いわゆる低熱抵抗プラスチックパッケージを構成している。放熱板2は銅(Cu)やアルミニウム(A1)により構成されており、放熱板2上にパターン3がインクにより捺印されていた。

[0005]

20 【発明が解決しようとする課題】しかるに、従来のイン クによる捺印ではインクの塗布後、インクをパッケージ 表面に定着させるための処理が必要となり、製造工程が 増加し、生産性が悪い。

【0006】また、レーザビームによるプラスチックパッケージに捺印では放熱板が剥きだしになっているいわゆる低熱抵抗プラスチックパッケージに用いる場合、放熱板にパターンをマーキングすること、リードへの半田メッキ時に放熱板にも半田がメッキされているため、半田にパターンがマーキングされ、半導体装置の実装時に半田溶融温度を大きく越えることによりパターンが消去されてしまう。このため、放熱板以外の部分にマーキングする必要があり、マーキング位置が規制されてしまう。さらに、樹脂パッケージ上にレーザビームを照射し、マーキングを行ってもレーザビームによるマーキングの色は黒っぽく、樹脂パッケージの色もカーボンにより黒色となっており、コントラストが低いため視認性が悪い等の問題点があった。

【0007】本発明は上記の点に鑑みてなされたもので、捺印の視認性が良好で、かつ生産性の良好な半導体装置の製造方法を提供することを目的とする。

[0008]

【課題を解決するための手段】本発明は半導体チップ及び該半導体チップで生じる熱を放熱する放熱板を該半導体チップを外部と接続するリードと共に樹脂製のパッケージで一体的にモールドしてなる半導体装置の製造方法において、前記放熱板表面に樹脂膜を形成する樹脂膜形成工程と、前記樹脂膜を熱線により局所的に除去し、前記放熱板を局所的に剥き出すことにより捺印を行なう捺印工程とを有してなる。

50 [0009]

3

【作用】放熱板表面に樹脂膜が形成され、熱線により樹脂膜を局所的に除去することにより、放熱板を表出させ、パターンをマーキングする。

【0010】このため、樹脂膜と放熱板との材質の違いによりパターンと他の部分とのコントラストを大きくすることができ、パターンの視認性を向上させることができる。

【0011】また、放熱板はほとんどが樹脂膜で覆われるため、放熱板を保護できる。このとき、樹脂膜は20~50μmと非常に薄いため放熱板の放熱効果を阻害す 10ることはない。

[0012]

【実施例】図1は本発明の第1実施例の製造工程図を示す。同図中、11は半導体チップ、12は放熱板、13はリードフレーム、14はパッケージを示す。

【0013】半導体チップ11は例えば、数mm角のシリコン結晶基板上に高集積精密度の回路素子を多数形成してなる。放熱板12は銅(Cu)、アルミニウム(Al)、セラミック等の熱伝導の良好な材料を平板状に形成してなる。

【0014】リードフレーム13は銅(Cu)合金、鉄(Fe)ーニッケル(Ni)合金(例えば42アロイ)等の材料をエッチングやプレス加工することにより形成される。パッケージ14はエポキシ系の樹脂材料よりなり、半導体チップ11,放熱板12,リードフレーム13の一部を一体的に封入する。

【0015】リードフレーム13は接続リード13a及び支持リード13bを有し、放熱板12は支持リード13bにより保持される。図2に本発明の第1実施例の放熱板12と支持リード13bとの接続部分の斜視図を示 30す。放熱板12には半導体チップ11の搭載面12aに凸部12a-1に支持リード13bの先端部に形成された穴部13b-1を係合させ、凸部12a-1をかしめることにより放熱板12を支持リード13bに保持する構成とされている。

【0016】放熟板12は支持リード13bに保持された後、半導体チップ11の搭載面12aに半導体チップ11が接着剤等により接着される。次に半導体チップ11と接続リード13aとがワイヤボンディングされ、金(Au)材よりなるワイヤ15により接続され、図1(A)に示すような状態とされる。

【0017】次に図1(A)に示すように一体的に形成された半導体チップ11、放熱板12,リードフレーム13を図1(B)に示すようにモールド金型16a,16b内に収納する。モールド金型16b底面には装脱可能に構成され、放熱板12の半導体チップ11の非搭載面12bを保持する保持ピン17が装着されている。保持ピン17は底面からの突出量が20~50μ程度に設定され、モールド金型16bの底面から20~50μの位置で放熱板12を保持する。

4

【0018】放熱板12はモールド金型16a,16b内に保持されると支持リード13bの弾性により矢印A方向に押圧され、保持ピン17に密着する。以上によりモールド金型16bの底面と放熱板12の半導体チップ11の非搭載面12bとの間に20~50μの間隙が確実に保持される。

【0019】次に、モールド金型16a,16b内にエポキシ系樹脂を注入する。樹脂が略固着した後に保持ピン17を引き貫くことにより樹脂製パッケージ14が形成される。

【0020】以上の工程により図1(C)に示すようにパッケージ14には保持ピン17により凹部14bが形成されると共に、放熱板12の半導体チップ11の非搭載面12bには20~50 μ m の薄い樹脂膜14aが形成される。

【0021】次にリード13のパッケージ14より外方に延出したアウタリード13a-1部分に半田メッキが行なわれ、その後、樹脂膜14a上に図1(D)に示すようにレーザ発生装置18よりレーザ光Lが捺印しようと20する文字、数字に応じて照射される。レーザ光Lは数mW程度の出力を有し、レーザ光Lが照射された部位14a-1では樹脂膜14aが蒸発し、樹脂膜14a下部の放熱板12が表出する。

【0022】レーザ光しを社票、ロット番号等の捺印すべき文字、数字等に応じて樹脂膜14aに照射することにより捺印すべき文字、数字等に応じて樹脂膜14aが除去され、放熱板12が表出し、社票、ロット番号等の捺印が行なわれる。

【0023】捺印完了後、図1(D)に示すようにリー 80 ドフレームより切断し、接続リード13aの先端を折曲 することにより半導体装置が完成する。本実施例では接 続リード13aの先端を表面実装用に折曲している。

【0024】図3は上記の製造工程により製造された半導体装置の斜視図を示す。図1の工程により製造された半導体装置によれば、捺印されたパターン19は放射板12の色となり、カーボンが混入された樹脂よりなるパッケージ14の色とのコントラストによりはっきりと視認することができるため、捺印された社票、ロット番号の視認性を向上させることができる。

40 【0025】また、放熱板12上はパターン19及び穴部14b以外は樹脂膜14aで覆われるため、放熱板12上に形成される樹脂膜14aは20~50μmと薄いと共に樹脂膜14aの形成時に形成された穴部14b及びパターン19により、放熱板12の放熱効果を阻止することはない。

【0026】図4は本発明の第2実施例の製造工程図を示す。同図中、図1と同一構成部分には同一符号を付し、その説明は省略する。

【0027】本実施例は第1実施例と放熱板の形状が異 50 なる。図5に第2実施例の放熱板の斜視図を示す。 5

【0028】放熱板21には凸部21aがプレスや削出し等の加工法により形成される。凸部21aは高さが20~50μmに形成されている。

【0029】放熱板21は図4(A)に示すように第1 実施例と同様な方法でリード13に保持され、凸部21 aを有する面が半導体チップ11の非搭載面となるよう に組み付けられる。

【0030】次に、図4(B)に示すように第1実施例のモールド金型16a,16bの保持ピン16b-1を削除したモールド金型22a,22b内に保持され、樹脂 10が注入され、パッケージ14が形成される。

【0031】このとき、放熱板21の凸部21aはモールド金型21bの底面にリード13の弾性により押圧される。このため、放熱板21の半導体チップ11の非搭載面の凸部21a以外の部分にはモールド金型21b底面と凸部21aの高さ20~50μmの間隙が生じ、モールド工程によりこの部分に図4(C)に示すように20~50μmの樹脂膜14aが形成される。

【0032】第1実施例同様に樹脂膜14aにレーザ発生装置18より捺印パターンに応じてレーザ光Lを照射 20 することにより捺印が行なわれる。

【0033】図6に本発明の第2実施例の斜視図を示す。本実施例では捺印パターン19以外に凸部21aが外部に表出し、放熱効果が高い。また、製造工程においてはパッケージ14のモールド時に保持ピン17が不要となり、従来のモールド金型での製造が可能となる。

【0034】図7は本発明の第3実施例の斜視図を示す。同図中、図4と同一構成部分には同一符号を付し、その説明は省略する。本実施例は放熱板の形状が第2実施例と異なる。図8に放熱板の斜視図を示す。放熱板3 30 1は放熱板21と同様、プレス加工や削出し加工により半導体チップ11の非搭載面側に凸部31aを形成してなる。ただし、凸部31aは金型22a、22bの樹脂の注入口(ゲート)と空気排出孔(ベント)とを結ぶ線分Iに対称となるように形成されている。以上の構成とすることにより樹脂が20~50μm 程度の狭い間隙にもスムーズに注入され、樹脂膜14aの形成状態が良好なものとなる。

【0035】図9は本発明の第4実施例の断面図を示す。同図中、図1と同一構成部分には同一符号を付し、その説明は省略する。本実施例は半導体チップ11と放熱板12とが別体で設けられた半導体装置に適用したもので、半導体チップ11は支持リード13cと一体的に形成されたステージ13d上に保持された構成をなす。

【0036】図10は本発明の第5実施例の断面図を示す。同図中、図1と同一構成部分には同一符号を付し、その説明は省略する。

6

【0037】本実施例はTSOP (Thin Small Out-lin ed Package)の半導体装置に適用したもので支持リード13cに一体的に形成されたステージ13d上に半導体チップ11が搭載され薄型化が計られている。本実施例では放熟板がないため、ステージ13dの半導体チップ11の非搭載面に樹脂膜14aを第1乃至第3実施例と同様な工程により形成される。

【0038】なお、ステージ13dはリードフレーム13と同様なメタル材料により構成されているため、捺印時には、放熟板と同様にパッケージ14とのコントラストの高い、視認性の良好な捺印が可能となる。

【0039】なお、第1乃至第5実施例ではリードフレーム13は表面実装型の形状となっているが、これに限ることはなく、DIP (Dual In-line Package)、SIP (Single In-line Package) 等の樹脂パッケージにより封止された半導体装置に幅広く適用できる。

0 [0040]

【発明の効果】上述の如く、本発明によれば、放熱板上に形成された樹脂膜を局所的に除去し、捺印を行なうため、樹脂膜と放熱板とのコントラストにより、捺印の視認性が向上すると共に、放熱板上に樹脂膜が形成されるため、放熱板を樹脂膜により保護でき、プリント基板等への搭載時に放熱板と配線とが接触しにくくなり、回路の保護が行なえる等の特長を有する。

【図面の簡単な説明】


- 【図1】本発明の第1実施例の製造工程図である。
- 【図2】本発明の第1実施例の要部の斜視図である。
- 【図3】本発明の第1実施例の斜視図である。
 - 【図4】本発明の第2実施例の製造工程図である。
 - 【図5】本発明の第2実施例の放熱板の斜視図である。
 - 【図6】本発明の第2実施例の斜視図である。
 - 【図7】本発明の第3実施例の斜視図である。
 - 【図8】本発明の第3実施例の放熱板の斜視図である。
 - 【図9】本発明の第4実施例の断面図である。
 - 【図10】本発明の第5実施例の断面図である。
 - 【図11】従来の一例の斜視図である。


0 【符号の説明】


- 11 半導体チップ
- 12 放熟板
- 13 リードフレーム
- 14 パッケージ

【図1】

本是明の学1购能別の製造工程団









【図3】

本発明の第1実施例の半導体被型の斜視図




【図5】

本名明の第2実施例の放射板の斜視図




【図2】


本発明の第1実施制の要都の斜視団





【図4】

本党和0年2岁运例0艘在工程团











【図8】

本光明の学3 実施例の放射板の斜板図




【図6】

本港州の第2実施例の斜視図




【図9】

本売明の第4実施例の断面図




【図11】

従来の一例の斜視団




【図7】

本発明の第3 実施例の斜視図



【図10】

本発明の第5 実施列の街面図



PATENT ABSTRACTS OF JAPAN

(11)Publication number:

06-177268

(43) Date of publication of application: 24.06.1994

(51)Int.CI.

H01L 23/00 H01L 23/28

(21)Application number : **04-326933**

(71)Applicant: FUJITSU LTD

(22)Date of filing:

07.12.1992

(72)Inventor: YONEDA YOSHIYUKI

TSUJI KAZUTO


(54) FABRICATION OF SEMICONDUCTOR DEVICE

(57)Abstract:

PURPOSE: To provide a method for fabricating a semiconductor device having a plastic package in which productivity is enhanced while improving vidual confirmation of the marking.

CONSTITUTION: Holding pins 17 are provided for metal molds 16a, 16b and resin molding is carried out while holding a heat sink 12 on the holding pins 17 on the side where a semiconductor chip 11 is not mounted.

Consequently, a resin film 14a is formed on the plane of the heat sink 12 where the semiconductor chip 11 is not mounted and the resin film 14a is eventually removed by means of a laser beam L thus marking a pattern.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration] Searching PAJ Page 2 of 2

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Industrial Application] this invention relates to the manufacture method of a semiconductor device, and relates to the manufacture method of a semiconductor device of having a plastic package especially. [0002] ****, *****, a lot number, etc. are sealed by the package at the semiconductor device, and the integrated circuit built in by these seals is discriminated. Therefore, these seals need to have good visibility.

[0003]

[Description of the Prior Art] In the conventional semiconductor device, when a package was sealed in ****, ****, a lot number, etc., marking was performed by ink.

[0004] <u>Drawing 11</u> shows the perspective diagram of a conventional example. Among this drawing, from the front face of the resin package 1, the heat sink 2 is exposed with the resin package, and one constitutes the so-called low-fever resistance plastic package. The heat sink 2 is constituted by copper (Cu) and aluminum (aluminum), and the pattern 3 was sealed in ink on the heat sink 2. [0005]

[Problem(s) to be Solved by the Invention] However, by the seal in conventional ink, the processing for fixing ink to a package front face after the application of ink is needed, a manufacturing process increases, and productivity is bad.

[0006] Moreover, since solder is plated by the heat sink at the time of solder plating to carrying out marking of the pattern to a heat sink, and a lead when a heat sink uses for the plastic package by the laser beam by seal at the so-called low-fever resistance plastic package which is unreserved, marking of the pattern will be carried out to solder, and a pattern will be eliminated by exceeding solder melting temperature greatly at the time of mounting of a semiconductor device. For this reason, it will be necessary to carry out marking to portions other than a heat sink, and a marking position will be regulated. Furthermore, a laser beam is irradiated on a resin package, even if it performs marking, the color of marking by the laser beam is blackish, the color of a resin package has also become black with carbon, and there were troubles, like for a low reason, contrast of visibility is bad.

[0007] this invention was made in view of the above-mentioned point, and aims to let the visibility of seal offer the manufacture method of the good semiconductor device of productivity good.

[Means for Solving the Problem] this invention comes to have in the manufacture method of the semiconductor device which comes in one to carry out the mould of the heat sink which radiates heat in the heat produced in a semiconductor chip and this semiconductor chip with the package made of a resin with the lead which connects this semiconductor chip with the exterior in the resin film formation process which forms a resin film in the aforementioned heat sink front face, and the seal process which seals by a heat ray's removing the aforementioned resin film locally, and showing the aforementioned heat sink locally.

[0009]

[Function] By forming a resin film in a heat sink front face, and removing a resin film locally with a heat ray, a heat sink is made to express and marking of the pattern is carried out.

[0010] For this reason, contrast of a pattern and other portions can be enlarged by the difference in the quality of the material of a resin film and a heat sink, and the visibility of a pattern can be raised.

[0011] Moreover, since most is covered by the resin film, a heat sink can protect a heat sink. At this time, a resin film is 20-50 micrometers. Since it is very thin, the thermolysis effect of a heat sink is not checked.

[0012]

[Example] <u>Drawing 1</u> shows the manufacturing process view of the 1st example of this invention. A heat sink and 13 show a leadframe and, as for the inside of this drawing, and 11, a semiconductor chip and 12 show a package, as for 14.

[0013] A semiconductor chip 11 comes to form many circuit elements of a high accumulation precision on the silicon crystal substrate of for example, several mm angle. A heat sink 12 comes to form a good material of heat conduction, such as copper (Cu), aluminum (aluminum), and a ceramic, in plate-like. [0014] A leadframe 13 is formed etching and by carrying out press working of sheet metal in material, such as a copper (Cu) alloy and an iron (Fe)-nickel (nickel) alloy (for example, 42 alloys). A package 14 consists of resin material of an epoxy system, and encloses a part of semiconductor chip 11, heat sink 12, and leadframe 13 in one.

[0015] A leadframe 13 has connection lead 13a and support lead 13b, and a heat sink 12 is held by support lead 13b. The perspective diagram for a connection of the heat sink 12 of the 1st example of this invention and support lead 13b is shown in <u>drawing 2</u>. Hole 13b-1 which heights 12a-1 is formed in the heat sink 12 at loading side 12a of a semiconductor chip 11, and was formed in this heights 12a-1 at the point of support lead 13b is made engaged, and it considers as the composition which holds a heat sink 12 to support lead 13b by closing heights 12a-1.

[0016] After a heat sink 12 is held at support lead 13b, a semiconductor chip 11 pastes it up on loading side 12a of a semiconductor chip 11 with adhesives etc. Next, wirebonding of a semiconductor chip 11 and the connection lead 13a is carried out, the wire 15 which consists of golden (Au) material connects, and it considers as the state where it is shown in <u>drawing 1</u> (A).

[0017] next, the semiconductor chip 11 formed in one as shown in <u>drawing 1</u> (A), a heat sink 12, and a leadframe 13 are shown in <u>drawing 1</u> (B) -- as -- a mould -- it contains in metal mold 16a and 16b a mould -- metal mold -- it is constituted by 16b base possible [****], and is equipped with the maintenance pin 17 holding non-carrying field 12b of the semiconductor chip 11 of a heat sink 12 the amount of protrusions from a base sets the maintenance pin 17 as about 20-50micro -- having -- a mould -- metal mold -- a heat sink 12 is held from the base of 16b in a position (20-50micro)

[0018] a heat sink 12 -- a mould -- if held in metal mold 16a and 16b, it will be pressed in the direction of arrow A with the elasticity of support lead 13b, and will stick to the maintenance pin 17 the above -- a mould -- metal mold -- a gap (20-50micro) is certainly held between the base of 16b, and non-carrying field 12b of the semiconductor chip 11 of a heat sink 12

[0019] next, a mould -- an epoxy system resin is poured in into metal mold 16a and 16b After a resin carries out abbreviation fixing, the package 14 made of a resin is formed by lengthening and piercing through the maintenance pin 17.

[0020] As the above process shows to <u>drawing 1</u> (C), while crevice 14b is formed in a package 14 by the maintenance pin 17, in non-carrying field 12b of the semiconductor chip 11 of a heat sink 12, it is 20-50 micrometers. Thin resin film 14a is formed.

[0021] Next, solder plating is performed into a-outer lead 131 portion which extended to the method of outside [package / of lead 13 / 14], and as shown on resin film 14a after that at drawing 1 (D), according to the character which laser beam L tends to seal, and a number, it irradiates from the laser generator 18. Laser beam L has an about several mW output, by part 14a-1 by which laser beam L was irradiated, resin film 14a evaporates and the heat sink 12 of the resin film 14a lower part expresses it. [0022] Resin film 14a is removed according to a character, a number, etc. which should seal [lot irradiating laser beam L at resin film 14a according to a character, a number, etc. which should seal [lot

- number / ****,], a heat sink 12 expresses, and seal of * **, a lot number, etc. is performed. [0023] After the completion of seal, as shown in <u>drawing 1</u> (D), it cuts from a leadframe, and a semiconductor device is completed by bending the nose of cam of connection lead 13a. In this example, the nose of cam of connection lead 13a is bent to surface mounts.
- [0024] <u>Drawing 3</u> shows the perspective diagram of the semiconductor device manufactured by the above-mentioned manufacturing process. According to the semiconductor device manufactured according to the process of <u>drawing 1</u>, since the sealed pattern 19 can be clearly checked by looking by contrast with the color of a package 14 which turns into a color of the radiation board 12 and consists of a resin with which carbon was mixed, it can raise sealed **** and the visibility which is a lot number. [0025] Moreover, except a pattern 19 and hole 14b, since a heat sink 12 top is covered by resin film 14a, it can protect a heat sink 12. Furthermore, resin film 14a formed on a heat sink 12 is 20-50 micrometers. While it is thin, the thermolysis effect of a heat sink 12 is not prevented with hole 14b and the pattern 19 which were formed at the time of formation of resin film 14a.
- [0026] <u>Drawing 4</u> shows the manufacturing process view of the 2nd example of this invention. The same sign is given to the same component as <u>drawing 1</u> among this drawing, and the explanation is omitted.
- [0027] This examples differ in the 1st example and the configuration of a heat sink. The perspective diagram of the heat sink of the 2nd example is shown in <u>drawing 5</u>.
- [0028] a heat sink 21 -- heights 21a -- a press and shaving -- carrying out -- etc. -- it is formed by the processing method For heights 21a, height is 20-50 micrometers. It is formed.
- [0029] A heat sink 21 is held by the same method as the 1st example at lead 13, as shown in <u>drawing 4</u> (A), and it is attached so that the field which has heights 21a may turn into a non-carrying field of a semiconductor chip 11.
- [0030] next, it is shown in <u>drawing 4</u> (B) -- as -- the mould of the 1st example -- the mould which deleted maintenance pin 16b-1 of metal mold 16a and 16b -- it is held in metal mold 22a and 22b, a resin is poured in, and a package 14 is formed
- [0031] this time -- heights 21a of a heat sink 21 -- a mould -- metal mold -- it is pressed by the base of 21b with the elasticity of lead 13 for this reason -- portions other than heights 21a of the non-carrying field of the semiconductor chip 11 of a heat sink 21 -- a mould -- metal mold -- a height of 20-50 micrometers of 21b base and heights 21a a gap is generated and a mould process shows to this portion at drawing 4 (C) -- as -- 20-50 micrometers Resin film 14a is formed.
- [0032] Seal is performed by irradiating laser beam L at resin film 14a according to a seal pattern from the laser generator 18 like the 1st example.
- [0033] The perspective diagram of the 2nd example of this invention is shown in drawing 6. In this example, heights 21a expresses outside in addition to seal pattern 19, and the thermolysis effect is high. moreover -- in a manufacturing process, the maintenance pin 17 is unnecessary at the time of the mould of a package 14 -- becoming -- the conventional mould -- manufacture with metal mold is attained [0034] Drawing 7 shows the perspective diagram of the 3rd example of this invention. The same sign is given to the same component as drawing 4 among this drawing, and the explanation is omitted. this example differs in the configuration of a heat sink from the 2nd example. The perspective diagram of a heat sink is shown in drawing 8. a heat sink 31 -- a heat sink 21 -- the same -- press working of sheet metal -- shaving is carried out and it comes to form heights 31a in the non-carrying field side of a semiconductor chip 11 by processing however, the segment with which heights 31a connects the inlet (gate) and air discharge hole (vent) of a resin of metal mold 22a and 22b -- it is formed so that it may become symmetrical with I A resin is 20-50 micrometers by considering as the above composition. It is smoothly poured also into the narrow gap which is a grade, and the formation state of resin film 14a will become good.
- [0035] <u>Drawing 9</u> shows the cross section of the 4th example of this invention. The same sign is given to the same component as <u>drawing 1</u> among this drawing, and the explanation is omitted. this example is what the semiconductor chip 11 and the heat sink 12 applied to the semiconductor device formed with another object, and a semiconductor chip 11 makes the composition held on support lead 13c and stage

13d which were formed in one.

[0036] <u>Drawing 10</u> shows the cross section of the 5th example of this invention. The same sign is given to the same component as <u>drawing 1</u> among this drawing, and the explanation is omitted. [0037] stage 13d which this example is what was applied to the semiconductor device of TSOP (Thin Small Out-lined Package), and was formed in support lead 13c in one -- a semiconductor chip 11 is carried upwards and thin shape-ization is measured In this example, since there is no heat sink, the same process as the 1st or 3rd example forms resin film 14a in the non-carrying field of the stage 13d semiconductor chip 11.

[0038] In addition, stage 13d, since it is constituted by the same metal material as a leadframe 13, at the time of seal, good seal of visibility with high contrast with a package 14 is attained like a heat sink. [0039] In addition, although the leadframe 13 serves as a surface mount type configuration in the 1st or 5th example, it is broadly applicable to the semiconductor device which did not restrict to this and was closed by resin packages, such as DIP (Dual In-line Package) and SIP (Single In-line Package). [0040]

[Effect of the Invention] Since a resin film is formed on a heat sink while the visibility of seal improves by the contrast of a resin film and a heat sink, in order to seal like **** by removing locally the resin film which was formed on the heat sink according to this invention, a heat sink can be protected with a resin film, and a heat sink and wiring stop being able to contact easily at the time of loading to a printed circuit board etc., and it has the features -- a circuit can be protected.


* NOTICES


Japan Patent Office is not responsible for any damages caused by the use of this translation.


- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.


DRAWINGS

[Drawing 1] 本語明の第1 突縮例の製造工程図












[Drawing 2] 本発明の第1 実施例の要等の斜視図





[Drawing 3] 本完明の第1 安佑州の半路林松豊の斜視図




[Drawing 4] 本発明の第2旁座例の製造工程図












[Drawing 5] 本発明の子2実施列の対数板の斜視図



[Drawing 8] 本発明の第3 実施例の放射板の斜板図




[<u>Drawing 6</u>] 本連明の第2実施例の斜視区




[Drawing 7]

本発明の第3実施例の斜視図




[<u>Drawing 9]</u> 本発明の第4実施例の断面図




[Drawing 10]

本発明の第5 実施例の断面図



[Drawing 11] 従来の一例の斜視図





Japan Patent Office is not responsible for any damages caused by the use of this translation.


- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.


DRAWINGS

[Drawing 1] 本語明の第1実施例の製造工程区












[Drawing 2] 本発明の第1実施例の要額の斜視図





[Drawing 3] 本発明の第1 突旋列の半導体被影の斜視図




[Drawing 4] 本発明の第2関症例の製造工程図












[<u>Drawing 5]</u> 本発明の第2 実施例の放設板の斜視図




[<u>Drawing 8]</u> 本光明の第3 実施例の放射板の斜視図




[<u>Drawing 6</u>] 本語明の第2実施例の斜視図



[Drawing 7] 本発明の第3実施例の斜視図




[<u>Drawing 9]</u> 本発明の第4実施例の断面図




[Drawing 10]

本発明の第5 実施例の断面図



[Drawing 11] 従来の一例の斜視図



Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the manufacturing process view of the 1st example of this invention.

[Drawing 2] It is the perspective diagram of the important section of the 1st example of this invention.

[Drawing 3] It is the perspective diagram of the 1st example of this invention.

[Drawing 4] It is the manufacturing process view of the 2nd example of this invention.

[Drawing 5] It is the perspective diagram of the heat sink of the 2nd example of this invention.

[Drawing 6] It is the perspective diagram of the 2nd example of this invention.

[Drawing 7] It is the perspective diagram of the 3rd example of this invention.

[Drawing 8] It is the perspective diagram of the heat sink of the 3rd example of this invention.

[Drawing 9] It is the cross section of the 4th example of this invention.

[Drawing 10] It is the cross section of the 5th example of this invention.

[Drawing 11] It is the perspective diagram of a conventional example.

[Description of Notations]

- 11 Semiconductor Chip
- 12 Heat Sink
- 13 Leadframe
- 14 Package

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The manufacture method of the semiconductor device which comes in one to carry out the mould of the heat sink (12) which radiates heat in the heat produced in the semiconductor chip (11) and this semiconductor chip (11) which are characterized by providing the following with the package made of a resin (14) with the lead (13) which connects this semiconductor chip (11) with the exterior The resin film formation process which forms a resin film (14a) in the aforementioned heat sink (12) front face The seal process which seals by a heat ray's removing the aforementioned resin film (14a) locally, and showing the aforementioned heat sink (12) locally

[Claim 2] The manufacture method of the semiconductor device which comes in one to carry out the mould of the stage (13d) holding the semiconductor chip (11) and this semiconductor chip (11) which are characterized by providing the following with the package made of a resin (14) with the leadframe (13) which connects this semiconductor chip (11) with the exterior The resin film formation process which forms a resin film (14a) in the non-carrying field of the aforementioned semiconductor chip (11) of the aforementioned stage (13d) The seal process which seals by a heat ray's removing the aforementioned resin film locally, and showing locally the non-carrying field of the aforementioned semiconductor chip (11) of the aforementioned stage (13d)

[Claim 3] The aforementioned resin film formation process is the manufacture method of the semiconductor device according to claim 1 or 2 characterized by performing simultaneously in the mould process of the aforementioned package (14).

[Claim 4] The manufacture method of a semiconductor device according to claim 3 characterized by providing the following. It is prepared in metal mold (16a, 16b) free [******]. the aforementioned resin film formation process -- the mould of the aforementioned package (14) -- It holds inside. the maintenance pin (16b-1) which holds the non-carrying field (12a) of the aforementioned semiconductor chip (11) of the aforementioned heat sink (12) in the position corresponding to the thickness of the aforementioned resin film (14a) -- the aforementioned heat sink (12) -- the aforementioned mould -metal mold (16a, 16b) -- The process which performs the mould of the aforementioned package (14) after formation of the aforementioned package (14), and the aforementioned maintenance pin (16b-1) -the aforementioned mould -- the process from which it is made to secede from metal mold (16a, 16b) [Claim 5] The aforementioned resin film formation process is the manufacture method of the semiconductor device according to claim 1 or 3 characterized by forming the heights (12d) of the height according to the thickness of the aforementioned resin film (14a) in the non-carrying field (12a) of the aforementioned semiconductor chip (11) of the aforementioned heat sink (12), and forming the aforementioned resin film (14a) by performing the mould process of the aforementioned package (14). [Claim 6] The aforementioned resin film formation process is 50 micrometers about the thickness of the aforementioned resin film (14a). The manufacture method of the semiconductor device according to claim 1 to 5 characterized by forming in below.